Subscribe free to our newsletters via your
. Space Industry and Business News .

Better cache management could improve chip performance, cut energy use
by Larry Hardesty, MIT News Office
Boston MA (SPX) Feb 24, 2014

Illustration courtesy Christine Daniloff/MIT.

Computer chips keep getting faster because transistors keep getting smaller. But the chips themselves are as big as ever, so data moving around the chip, and between chips and main memory, has to travel just as far. As transistors get faster, the cost of moving data becomes, proportionally, a more severe limitation.

So far, chip designers have circumvented that limitation through the use of "caches" - small memory banks close to processors that store frequently used data. But the number of processors - or "cores" - per chip is also increasing, which makes cache management more difficult. Moreover, as cores proliferate, they have to share data more frequently, so the communication network connecting the cores becomes the site of more frequent logjams, as well.

In a pair of recent papers, researchers at MIT and the University of Connecticut have developed a set of new caching strategies for massively multicore chips that, in simulations, significantly improved chip performance while actually reducing energy consumption.

The first paper, presented at the most recent ACM/IEEE International Symposium on Computer Architecture, reported average gains of 15 percent in execution time and energy savings of 25 percent. The second paper, which describes a complementary set of caching strategies and will be presented at the IEEE International Symposium on High Performance Computer Architecture, reports gains of 6 percent and 13 percent, respectively.

The caches on multicore chips are typically arranged in a hierarchy. Each core has its own private cache, which may itself have several levels, while all the cores share the so-called last-level cache, or LLC.

Chips' caching protocols usually adhere to the simple but surprisingly effective principle of "spatiotemporal locality." Temporal locality means that if a core requests a particular piece of data, it will probably request it again. Spatial locality means that if a core requests a particular piece of data, it will probably request other data stored near it in main memory.

So every requested data item gets stored, along with those immediately adjacent to it, in the private cache. If it falls idle, it will eventually be squeezed out by more recently requested data, falling down through the hierarchy - from the private cache to the LLC to main memory - until it's requested again.

Different strokes
There are cases in which the principle of spatiotemporal locality breaks down, however. "An application works on a few, let's say, kilobytes or megabytes of data for a long period of time, and that's the working set," says George Kurian, a graduate student in MIT's Department of Electrical Engineering and Computer Science and lead author on both papers.

"One scenario where an application does not exhibit good spatiotemporal locality is where the working set exceeds the private-cache capacity." In that case, Kurian explains, the chip could waste a lot of time cyclically swapping the same data between different levels of the cache hierarchy.

In the paper presented last year, Kurian; his advisor Srini Devadas, the Edwin Sibley Webster Professor of Electrical Engineering and Computer Science at MIT; and Omer Khan, an assistant professor of electrical and computer engineering at the University of Connecticut and a former postdoc in Devadas' lab, presented a hardware design that mitigates that problem.

When an application's working set exceeds the private-cache capacity, the MIT researchers' chip would simply split it up between the private cache and the LLC. Data stored in either place would stay put, no matter how recently it's been requested, preventing a lot of fruitless swapping.

Conversely, if two cores working on the same data are constantly communicating in order to keep their cached copies consistent, the chip would store the shared data at a single location in the LLC. The cores would then take turns accessing the data, rather than clogging the network with updates.

The new paper examines the case where, to the contrary, two cores are working on the same data but communicating only infrequently. The LLC is usually treated as a single large memory bank: Data stored in it is stored only once. But physically, it's distributed across the chip in discrete chunks. Kurian, Devadas, and Khan have developed a second circuit that can treat these chunks, in effect, as extensions of the private cache. If two cores are working on the same data, each will receive its own copy in a nearby chunk of the LLC, enabling much faster data access.

Sentry box
The systems presented in both papers require active monitoring of the chips' operation - to determine, for instance, when working sets exceed some bound, or when multiple cores are accessing the same data. In each case, that monitoring requires a little extra circuitry, the equivalent of about 5 percent of the area of the LLC.

But, Kurian argues, because transistors keep shrinking, and communication isn't keeping up, chip space is not as crucial a concern as minimizing data transfer. Kurian, Devadas, and Khan are also currently working to combine the two monitoring circuits, so that a single chip could deploy the cache-management strategies reported in both papers.


Related Links
Massachusetts Institute of Technology
Computer Chip Architecture, Technology and Manufacture
Nano Technology News From

Comment on this article via your Facebook, Yahoo, AOL, Hotmail login.

Share this article via these popular social media networks DiggDigg RedditReddit GoogleGoogle

Memory Foam Mattress Review
Newsletters :: SpaceDaily :: SpaceWar :: TerraDaily :: Energy Daily
XML Feeds :: Space News :: Earth News :: War News :: Solar Energy News

Flexible 1D-1R Memory Cell Array Assists Development of Wearable Computers
Seoul, Korea (SPX) Feb 24, 2014
With the introduction of curved smartphones, flexible electronic goods are gradually moving to the center stages of various markets. Flexible display technology is the culmination of the latest, cutting-edge electric cell device technology. Developing such products, however, requires not only a curved display, but also operational precision of other parts, including the memory, in a flexible sta ... read more

How to catch a satellite

Using Holograms to Improve Electronic Devices

Google shows prototype phone that creates 3-D maps of its surroundings

An essential step toward printing living tissues

Lockheed Martin Mobile "Network in a Box" Upgraded

ASC Signal Receives Multi-Antenna Contract for Kuwait Ministry of Information

US Marines Reach Milestone For New General Dynamics-built Aviation CCS

MUOS Satellite Tests Show Extensive Reach In Polar Communications Capability

Arianespace to launch OPTSAT 3000 and VENuS satellites

Lighter engines a headache for satellite launcher Ariane

New Russian Rocket Mock-Up Rolls Out to Launch Pad

ILS Proton Successfully Launches TURKSAT-4A for Turksat

Russia to deploy up to 7 Glonass ground stations outside of national territory in 2014

Northrop Grumman Awarded U.S. Military Contract for Navigation Systems

Galileo works, and works well

Sochi Olympic transport controlled from space using GLONASS satellite

Why is the US spending so much on the F-35 fighter?

BAE secures deal with Saudi Arabia on Typhoon jet pricing

Proposed supersonic plane to do without windows, video screens instead

French anti-airport protesters clash with police

Better cache management could improve chip performance, cut energy use

Magnetism and an Electric Field

Flexible 1D-1R Memory Cell Array Assists Development of Wearable Computers

Raytheon kicks off 15th year of GaN innovation

NASA Satellites See Arctic Surface Darkening Faster

NASA Data Find Some Hope for Water in Aral Sea Basin

Glowing plants a sign of health

Surveying storm damage from space: UK satellite provides images of Somerset floods

Bulgaria chokes on air pollution fuelled by poverty

Air purifier rush as smog shrouds northern China

New Test Screens Wastewater Biosolids for Environmental Contaminants

New Bedford Harbor pollution prompts PCB-resistance in Atlantic killifish

The content herein, unless otherwise known to be public domain, are Copyright 1995-2014 - Space Media Network. All websites are published in Australia and are solely subject to Australian law and governed by Fair Use principals for news reporting and research purposes. AFP, UPI and IANS news wire stories are copyright Agence France-Presse, United Press International and Indo-Asia News Service. ESA news reports are copyright European Space Agency. All NASA sourced material is public domain. Additional copyrights may apply in whole or part to other bona fide parties. Advertising does not imply endorsement, agreement or approval of any opinions, statements or information provided by Space Media Network on any Web page published or hosted by Space Media Network. Privacy Statement All images and articles appearing on Space Media Network have been edited or digitally altered in some way. Any requests to remove copyright material will be acted upon in a timely and appropriate manner. Any attempt to extort money from Space Media Network will be ignored and reported to Australian Law Enforcement Agencies as a potential case of financial fraud involving the use of a telephonic carriage device or postal service.