Subscribe to our free daily newsletters
  Space Industry and Business News  




Subscribe to our free daily newsletters



High-Performance Processor Unveiled At The University Of Texas At Austin

The TRIPS research team unwrapping the initial TRIPS processor prototype for testing.
by Staff Writers
Austin TX (SPX) May 10, 2007
The prototype for a revolutionary new general-purpose computer processor, which has the potential of reaching trillions of calculations per second, has been designed and built by a team of computer scientists at The University of Texas at Austin. The new processor, known as TRIPS (Tera-op, Reliable, Intelligently adaptive Processing System), could be used to accelerate industrial, consumer and scientific computing.

Professors Stephen Keckler, Doug Burger and Kathryn McKinley have been working on underlying technology that culminated in the TRIPS prototype for the past seven years. Their research team designed and built the hardware prototype chips and the software that runs on the chips.

"The TRIPS prototype is the first on a roadmap that will lead to ultra-powerful, flexible processors implemented in nanoscale technologies," said Burger, associate professor of computer sciences.

TRIPS is a demonstration of a new class of processing architectures called Explicit Data Graph Execution (EDGE). Unlike conventional architectures that process one instruction at a time, EDGE can process large blocks of information all at once and more efficiently.

Current "multicore" processing technologies increase speed by adding more processors, which individually may not be any faster than previous processors.

Adding processors shifts the burden of obtaining better performance to software programmers, who must assume the difficult task of rewriting their code to run well on a potentially large number of processors.

"EDGE technology offers an alternative approach when the race to multicore runs out of steam," said Keckler, associate professor of computer sciences.

Each TRIPS chip contains two processing cores, each of which can issue 16 operations per cycle with up to 1,024 instructions in flight simultaneously. Current high-performance processors are typically designed to sustain a maximum execution rate of four operations per cycle.

Though the prototype contains two 16-wide processors per chip, the research team aims to scale this up with further development.

Related Links
TRIPS (Tera-op, Reliable, Intelligently adaptive Processing System)
Computer Chip Architecture, Technology and Manufacture
Nano Technology News From SpaceMart.com



Memory Foam Mattress Review
Newsletters :: SpaceDaily :: SpaceWar :: TerraDaily :: Energy Daily
XML Feeds :: Space News :: Earth News :: War News :: Solar Energy News


UD Researchers Put Spin In Silicon To Advance New Age Of Electronics
Newark DE (SPX) May 22, 2007
Electrical engineers from the University of Delaware and Cambridge NanoTech have demonstrated for the first time how the spin properties of electrons in silicon--the world's most dominant semiconductor, used in electronics ranging from computers to cell phones--can be measured and controlled.







  • Academic Group Releases Plan To Share Power Over Internet Root Zone Keys
  • Satellite Enables Mobile Wireless Broadband Services To Conventional Devices
  • Singapore Airlines Selects Rockwell Collins Satellite Communications
  • Couch Potatoes On Track For Virtual World

  • Energia Posts 220 Percent Rise In 2006 Net Profit
  • Russia And ESA Sign Contract For Four Soyuz Launches From Kourou
  • Ariane 5 Achieves Record Performance With Geostationary Transfer Orbit
  • Ariane 5 Launches Twin GEO Birds

  • Australia Fears Jet Flight Guilt Could Hit Tourism
  • Nondestructive Testing Keeps Bagram Aircraft Flying
  • New FAA Oceanic Air Traffic System Designed By Lockheed Martin Fully Operational
  • NASA Seeks New Research Proposals

  • Raytheon's MicroLight Radio Selected For UK Army's FIST Program Testing
  • General Dynamics To Provide Ku-Band Satellite On-the-Move Antenna System To Army
  • Raytheon Awarded USAF Global Broadcast Services Contract
  • Newest Navy Aircraft Unveiled by Northrop Grumman

  • Space Technology Creates Investment Opportunities
  • Pitt Researchers Create New Form Of Matter
  • A Not-So-Heavy Metal As Electrical Conductivity In Textiles Becomes Available
  • Improving Security Through Satellite Telecommunications

  • Hall Appoints Feeney To Top GOP Position On Space And Aeronautics Subcommittee
  • Dodgen Joins Northrop Grumman As Vice President Of Strategy For Missile Systems Business
  • Townsend To Lead Ball Aerospace Exploration Systems In Huntsville
  • NASA Nobel Prize Recipient To Lead Chief Scientist Office

  • Tracking A Hot Spot In The Center Of The Biggest Ocean On Earth
  • MetOp-A Takes Up Service
  • General Dynamics Awarded Contract For NASA's Landsat Data Continuity Mission Study
  • ESA Presents The Sharpest Ever Satellite Map Of Earth

  • Russian Satellite Navigation Devices On Sale This Year
  • GNSS And ESA Sign Cooperation Agreement For Satellite Navigation Technologies
  • Putin Makes Glonass Navigation System Free For Customers
  • EU Sees Public Money Saving Galileo From Drifting Off Course

  • The content herein, unless otherwise known to be public domain, are Copyright Space.TV Corporation. AFP and UPI Wire Stories are copyright Agence France-Presse and United Press International. ESA Portal Reports are copyright European Space Agency. All NASA sourced material is public domain. Additional copyrights may apply in whole or part to other bona fide parties. Advertising does not imply endorsement, agreement or approval of any opinions, statements or information provided by Space.TV Corp on any Web page published or hosted by Space.TV Corp. Privacy Statement